Variable bitspace architecture with variable precision processor

Sukemi, Anak Agung Putri Ratna, Harry Sudibiyo

Research output: Contribution to journalArticlepeer-review


This research is purposed to increase computer function into a time driven to support real time system. This purposed would the processor can work according to determined time variable and can work optimally in a certained deadline. The first approachment to design some of processor that has a different bit space 64, 32, 16 and 8 bits. Each processor will be separated by selector/arbiter priority of a task. In addition, the design of the above processors are designed as a counter with varying levels of accuracy (variable precision computing). The selection is also done by using statistical control in the task are observed by the appearance of controller mounted on the front of the architecture bitspace the second approach above. The last approach to 'add' certainty in the form of interval arithmetic precision cutting task that can be the upper bound and lower bound of the area (bounds). These four approachment can be structured orthogonally or stand alone into a processor/several processors by introducing a new classifier that serves as a selector or a task arbiter. The result from the four approaches proves that the processor is strutured with different bitspace able to work optimally on a variable time and time deadlines are fast, and accurate completion of tasks in support of real time.

Original languageEnglish
Pages (from-to)534-537
Number of pages4
JournalAdvanced Science Letters
Issue number2
Publication statusPublished - Feb 2014


  • Interval arithmetic
  • Task arbiter
  • Time driven
  • Variable precision computing


Dive into the research topics of 'Variable bitspace architecture with variable precision processor'. Together they form a unique fingerprint.

Cite this