Observation of Tunneling Effects in Lateral Nanowire pn Junctions

Sri Purwiyanti, Arief Udhiarto, Daniel Moraru, Takeshi Mizuno, Djoko Hartanto, Michiharu Tabe

Research output: Contribution to journalArticlepeer-review


As electronic device dimensions are continuously reduced, applied bias conditions significantly change and the transport mechanisms must be reconsidered. Tunneling devices are promising for scaled-down electronics because of expected high-speed operation and relatively low bias. In this work, we investigated the tunneling features in silicon-oninsulator lateral nanowire pn junction and pin junction devices. By controlling the substrate voltage, tunneling features can be observed in the electrical characteristics. We found that the minimum substrate voltage required for tunneling to occur in pn junctions is higher as compared with pin junctions. The main cause of these effects relies in the difference between the doping profiles, since the pn junctions contain a co-doped region, while the pin junctions contain an i-layer.
Original languageEnglish
Pages (from-to)91-95
JournalMakara Journal of Technology
Issue number2
Publication statusPublished - 2014


Dive into the research topics of 'Observation of Tunneling Effects in Lateral Nanowire pn Junctions'. Together they form a unique fingerprint.

Cite this